



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|-----------------------------|---------------------|----------------------|-------------------------|------------------|--|
| 10/039,587 | 12/31/2001 | Steven J. Tu | 42390P12013 | 2260 | |
| 7590 10/25/2004 . | | | EXAMINER | | |
| Leo V. Novakoski | | | CHAUDRY, MUJTABA M | | |
| BLAKELY SO Seventh Floor | KOLOFF, TAYLOR & ZA | ART UNIT . | PAPER NUMBER | | |
| 12400 Wilshire Boulevard | | | 2133 | | |
| Los Angeles, CA 90025-1026 | | | DATE MAILED: 10/25/2004 | , ' <i>l</i> | |

Please find below and/or attached an Office communication concerning this application or proceeding.



| Office Action Summary | | Application No. | Applicant(s) | list. | | | |
|---|--|--|---|---------------------|--|--|--|
| | | 10/039,587 | TU ET AL. | 9 | | | |
| | | Examiner | Art Unit | | | | |
| | | Mujtaba K Chaudry | 2133 | | | | |
| Period fo | The MAILING DATE of this communication ap or Reply | pears on the cover sheet | with the correspondence ad | dress | | | |
| THE - External after - If the - If NO - Failure - Any | ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. In period for reply specified above is less than thirty (30) days, a replayer of the reply is specified above, the maximum statutory period in the reply within the set or extended period for reply will, by statusticed patent term adjustment. See 37 CFR 1.704(b). | .136(a). In no event, however, may ply within the statutory minimum of I will apply and will expire SIX (6) N te, cause the application to become | a reply be timely filed thirty (30) days will be considered timel IONTHS from the mailing date of this co | y. ommunicatión. | | | |
| Status | | | | | | | |
| 1)⊠ | Responsive to communication(s) filed on 31 l | December 2001. | • | | | | |
| • | | | | | | | |
| 3)□ | , | | | | | | |
| Dispositi | ion of Claims | | | | | | |
| 4)⊠ 5)□ 6)⊠ 7)□ | Claim(s) <u>1-20</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) <u>1-20</u> is/are rejected. | | | | | | |
| Applicati | ion Papers | | | | | | |
| 10)⊠ | The specification is objected to by the Examin The drawing(s) filed on <u>31 December 2001</u> is/ Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examin The specification is objected to be specification. | /are: a) ☐ accepted or be e drawing(s) be held in abe ction is required if the draw | yance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 Cl | FR 1.121(d). | | | |
| Priority (| under 35 U.S.C. § 119 | • | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. | | | | | | | |
| 2) Notice 3) Information | et(s) ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 or No(s)/Mail Date | Paper N | w Summary (PTO-413) No(s)/Mail Date of Informal Patent Application (PTC | O-152) | | | |

Art Unit: 2133

DETAILED ACTION

Drawings

The drawings are objected to because:

- Figure 1 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.121(d)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.
 - The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in the description: Reference number 350 of Figure 3A is not in the specification. Corrected drawing sheets in compliance with 37 CFR 1.121(d), or amendment to the specification to add the reference character(s) in the description in compliance with 37 CFR 1.121(b) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the

Art Unit: 2133

examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in the description: Reference number 350 of Figure 3B is not in the specification. Corrected drawing sheets in compliance with 37 CFR 1.121(d), or amendment to the specification to add the reference character(s) in the description in compliance with 37 CFR 1.121(b) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in the description: Reference numbers 450, 460, 484, 488, 436, 438, 424, and 428 of Figure 4A are not in the specification. Corrected drawing sheets in compliance with 37 CFR 1.121(d), or amendment to the specification to add the reference character(s) in the description in compliance with 37 CFR 1.121(b) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one

Art Unit: 2133

Page 4

figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

- The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in the description: Reference numbers 450, 460, 484, 488, 436, 438, 424, and 428 of Figure 4A are not in the specification. Corrected drawing sheets in compliance with 37 CFR 1.121(d), or amendment to the specification to add the reference character(s) in the description in compliance with 37 CFR 1.121(b) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.
- The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in the description: Reference numbers 530, 580, 590, 554 and 558 of Figure 5 are not in the specification. Corrected drawing sheets in compliance with 37 CFR 1.121(d), or amendment to the specification

Art Unit: 2133

to add the reference character(s) in the description in compliance with 37 CFR 1.121(b) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Specification

The disclosure is objected to because of the following informalities:

- On page 10, paragraph 34 the "recovery unit 360" does not correspond to the recovery unit in Figure 3B.
- Reference number 434 on page 11 is not in the Figures.
- Reference number 504 page 11 is not in the Figures.
- Reference number 430 on page 11 is not in the Figures.
- Reference number 508 on page 11 is not in the Figures.
- Reference number 580 on page 11 is not in the Figures.

Art Unit: 2133

Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

- Claim 2 recites the limitation "the master execution core" in lines 1-2. There is insufficient antecedent basis for this limitation in the claim.
- Claim 2 recites the limitation "the slave execution core" in line 2. There is insufficient antecedent basis for this limitation in the claim.
- Claims 3 and 6 depend from claim 2 and include limitations therein and therefore are rejected as well.
- Claim 4 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to
 particularly point out and distinctly claim the subject matter which applicant regards as
 the invention. The claim depends from itself.
- Claim 5 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. The claim states in part, "... entry buffer to store results and status indicators for multiple." This is not complete.
- Claim 8 recites the limitation "the recovery routine" in line 1. There is insufficient antecedent basis for this limitation in the claim.

Appropriate correction is required.

Art Unit: 2133

Claim Rejections - 35 USC § 103

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Grochowski et al. (USPN 6615366B1) further in view of Grochowski et al. (USPN 6625756).

As per claims 1, 9 and 17, Grochowski et al. (USPN 6615366B1, herein after: Reference '366) substantially teaches (title and abstract) a microprocessor with dual execution cores that may be switched between high reliability and high performance execution modes dynamically, according to the type of code segment to be executed. When the processor is in high performance mode, the dual execution cores operate in lock step on identical instructions, and the execution results generated by each execution core are compared to detect any errors. In high performance monde, the dual execution cores operate independently. Reference '366 teaches (col. 1, lines 11-68) one way of detecting soft errors in an execution core is to process instructions on duplicate execution cores and compare results determined by each on an instruction by instruction basis ("redundant execution"). For example, one computer system includes two separate processors that may be booted to run in either a symmetric multiprocessing ("SMP") mode or a Functional Redundant Check unit ("FRC") mode. In SMP mode, instruction execution is distributed between the processors to provide higher overall performance

Art Unit: 2133

than single processor systems. In FRC mode, the processors execute identical code segments and compare their results on an instruction by instruction basis to determine whether an error has occurred. The operating mode can only be switched between SMP and FRC modes by resetting the computer system. Another computer system provides execution redundancy using dual execution cores on a single processor chip. This approach eliminates the need for inter-processor signaling, and detected soft errors can usually be corrected. Reference '366 teaches (Figure 2A) each execution core 110 is represented as a series of stages in an instruction execution pipeline. Each stage corresponds to one or more operations implemented by execution cores 110 to execute their instructions. Alternatively, the pipeline stages may be understood to represent the logic that executes the indicated operations. Instructions and data are provided to execution cores 110 from a memory system 270. Cache 280 represents a portion of memory system 270 to which results from executed instructions are written. Cache 280 may be located on the same chip as processor 100 or it may be located on a separate chip. Each execution core 110 is partitioned into a fetch (FET) stage 210, a decode (DEC) stage 220, register (REG) stage 230, an execute (EXE) stage 240, a detect (DET) stage 250, and a retirement (RET) stage 260. One or more instructions are retrieved from memory system 270 in FET stage 210. The retrieved

Page 8

Reference '366 does not explicitly teach a timer to trigger an FRC recovery routine if the status indicates the results do not match as stated in the present application.

instructions are decoded at stage 220, and source operands are retrieved in REG stage 230.

However, Grochowski et al. (USPN 6625756B1, herein after: Reference '756) teaches, in an analogous art, (title and abstract) a processor is provided that implements a replay mechanism to recover from soft errors. The processor includes a protected execution unit, a check unit to

Art Unit: 2133

detect errors in results generated by the protected execution unit, and a replay unit to track selected instructions issued to the protected execution unit. When the check unit detects an error, it triggers the replay unit to reissue the selected instructions to the protected execution unit. One embodiment of the replay unit provides an instruction buffer that includes pointers to track issue and retirement status of in-flight instructions. When the check unit indicates an error, the replay unit resets a pointer to reissue the instruction for which the error was detected. Reference '756 teaches the Replay unit 170 to track selected instructions in protected execution unit 180 until they are retired. When an instruction is retired, results generated by the instruction update the architectural state of the processor ("processor state"). For this reason, it is important to detect and correct soft errors before the instructions that are affected by the soft error retire. Since soft errors are a product of transient phenomena (cosmic rays, alpha particles), data corruption attributable to these errors can frequently be eliminated by re-executing instructions that are affected by the soft error. For example, soft errors that corrupt data in execution, control, and delivery circuits are unlikely to recur when instructions are re-executed. These soft errors may be addressed by re-executing selected instructions beginning with the instruction for which the soft error was first detected. Soft errors may also corrupt data in various storage structures associated with the execution resources. Re-executing instructions that merely retrieve corrupted data does not eliminate the problem. However, the corrupted data may be restored by various hardware and software mechanisms, e.g. ECC hardware or firmware. These soft errors may be addressed by re-executing the instructions once the data has been recovered data. Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate a timer to trigger the FRC recovery unit if the status indicates that the results from

Art Unit: 2133

the two cores do not match within the method and apparatus of Reference '366. This modification would have been obvious to one of ordinary skill in the art because one of ordinary skill in the art would have recognized that by incorporating a timer to trigger the FRC recovery unit if the status indicates that the results from the two cores do not match would have increased the synchronization of the two cores.

As per claims 2-5, 11-12 and 18-20, Reference '366 teaches, in view of above rejections, (col. 5) processor 100 may include a buffer to decouple front-end stage(s) from back-end stages. The buffer temporarily stores fetched (or fetched and decoded) instructions. This allows frontend operations to continue, even if back-end operations are stalled or otherwise delayed. It also allows back-end operations to proceed if front-end operations are delayed. Embodiments of processor 100 may also employ a decoupling buffer to correct errors detected in HR mode. The processor 100 does not have to be partitioned into a particular set of pipeline stages. For example, a disclosed stage may be subdivided into two or more stages to address timing issues or facilitate higher processor clock speeds. Alternatively, two or more stages may be combined into a single stage. The disclosed pipeline provides only one example of how operations may be partitioned in a processor. Also shown for each execution core 110 is status/control (S/C) registers 234, data registers 238, and a data cache 244. S/C registers 234 store information that governs the operation of execution core 110. For example, S/C registers 234 typically include CSR 120 (and CSB 124). Data registers 238 store operands for use by various resources in execution core 110, and data cache 244 buffers operands between memory system 270 and other resources in execution core 110. Depending on timing constraints, data cache 244 may provide operands to data registers 238 or directly to execution resources in EXE stage 240. Execution

Art Unit: 2133

cores 110(a) and 110(b) are synchronized to operate on identical instructions in lock step when processor 100 is in HR mode. In HP mode, execution cores 110(a) and 110(b) operate on different instructions. As noted above, various embodiments of processor 100 may support different levels of coordination between execution cores 110(a) and 110(b) in HP mode, as indicated by the dashed arrow in FIG. 2A. For example, if processor 100 operates as a single chip SMP system in HP mode, the need for coordination between execution cores 110(a) and 110(b) arises mainly during mode switches. For other embodiments of processor 100, execution cores 110(a) and 110(b) may handle processes that are closely coupled. These embodiments support some sharing of data between S/C registers 234(a) and 234(b), data registers 238(a) and 238(b), and data caches 244(a) and 244(b), as well as some coordination of operations between the different pipe stages.

As per claims 6-8 and 10, Reference '366 teaches, in view of above rejections, (Figure 1) the processor 100 at a later time when IA_8 and S_HR have reached the RET stages of execution cores 110(a) and 110(b), respectively, and an S_HR instruction has entered execution core 110(a). The number of clock cycles between S_HR instructions in execution cores 110(a) and 110(b) depends on the scheduling mechanism employed and the state of the currently executing HP processes when the HR thread is ready for execution. For example, IA_9 may involve a relatively long latency I/O operation that provides a natural breaking point in the thread A instruction flow. The instruction flow of thread A may be suspended when IA_9 is detected, and S_HR may be inserted following IA_9. Alternatively, IA_9 may be the last instruction in process A. Different embodiments of processor 100 may or may not continue to fetch instructions into execution cores 110 following S_HR instructions and prior to the switch to HR

Art Unit: 2133

mode. Instructions that enter execution core 110(a) after the S_HR instruction but before processor 100 switches to HR mode are flushed when S_HR retires. These instructions are reexecuted at a later time. In FIG. 4B, instructions following S_HR instructions are shown with

Page 12

dashed lines to indicate that they will not be retired. For example, these may represent the first

instructions of the HR process thread that will be flushed and re-executed once the other

execution core is synchronized. Alternatively, FET may inject NOPs into execution core 110(a)

until the mode switch is complete.

As per claims 13-16, Reference '756 teaches, in view of above rejections, (Figure 2A) a processor is that implements a replay mechanism to recover from soft errors. The processor includes a protected execution unit, a check unit to detect errors in results generated by the protected execution unit, and a replay unit to track selected instructions issued to the protected execution unit. When the check unit detects an error, it triggers the replay unit to reissue the selected instructions to the protected execution unit. The replay unit provides an instruction buffer that includes pointers to track issue and retirement status of in-flight instructions. When the check unit indicates an error, the replay unit resets a pointer to reissue the instruction for which the error was detected.

Art Unit: 2133

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicants are invited to read/review additional pertinent prior arts that have been cited herein.

Any inquiries concerning this communication should be directed to the examiner,

Mujtaba Chaudry who may be reached at 703-305-7755. The examiner may normally be reached

Mon – Thur 7:30 am to 4:30 pm and every other Fri 8:00 am to 4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, please contact the examiner's supervisor, Albert DeCady at 703-305-9595. The fax phone number for the organization where this application is assigned is 703-746-7239.

Any inquiry of general nature or relating to the status of this application or proceeding should be directed to the receptionist at 703-305-3900.

Mujtaba Chaudry Art Unit 2133

October 19, 2004

D-GUY J. LAMARRE PRIMARY EXAMINER